License: Creative Commons Attribution 3.0 Unported license (CC BY 3.0)
When quoting this document, please refer to the following
DOI: 10.4230/OASIcs.WCET.2019.4
URN: urn:nbn:de:0030-drops-107699
URL: http://dagstuhl.sunsite.rwth-aachen.de/volltexte/2019/10769/
Raffeck, Phillip ;
Eichler, Christian ;
Wägemann, Peter ;
Schröder-Preikschat, Wolfgang
Worst-Case Energy-Consumption Analysis by Microarchitecture-Aware Timing Analysis for Device-Driven Cyber-Physical Systems
Abstract
Many energy-constrained cyber-physical systems require both timeliness and the execution of tasks within given energy budgets. That is, besides knowledge on worst-case execution time (WCET), the worst-case energy consumption (WCEC) of operations is essential. Unfortunately, WCET analysis approaches are not directly applicable for deriving WCEC bounds in device-driven cyber-physical systems: For example, a single memory operation can lead to a significant power-consumption increase when thereby switching on a device (e.g. transceiver, actuator) in the embedded system.
However, as we demonstrate in this paper, existing approaches from microarchitecture-aware timing analysis (i.e. considering cache and pipeline effects) are beneficial for determining WCEC bounds: We extended our framework on whole-system analysis with microarchitecture-aware timing modeling to precisely account for the execution time that devices are kept (in)active. Our evaluations based on a benchmark generator, which is able to output benchmarks with known baselines (i.e. actual WCET and actual WCEC), and an ARM Cortex-M4 platform validate that the approach significantly reduces analysis pessimism in whole-system WCEC analyses.
BibTeX - Entry
@InProceedings{raffeck_et_al:OASIcs:2019:10769,
author = {Phillip Raffeck and Christian Eichler and Peter W{\"a}gemann and Wolfgang Schr{\"o}der-Preikschat},
title = {{Worst-Case Energy-Consumption Analysis by Microarchitecture-Aware Timing Analysis for Device-Driven Cyber-Physical Systems}},
booktitle = {19th International Workshop on Worst-Case Execution Time Analysis (WCET 2019)},
pages = {4:1--4:12},
series = {OpenAccess Series in Informatics (OASIcs)},
ISBN = {978-3-95977-118-4},
ISSN = {2190-6807},
year = {2019},
volume = {72},
editor = {Sebastian Altmeyer},
publisher = {Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
address = {Dagstuhl, Germany},
URL = {http://drops.dagstuhl.de/opus/volltexte/2019/10769},
URN = {urn:nbn:de:0030-drops-107699},
doi = {10.4230/OASIcs.WCET.2019.4},
annote = {Keywords: WCEC, WCRE, WCET, michroarchitecture analysis, whole-system analysis}
}
Keywords: |
|
WCEC, WCRE, WCET, michroarchitecture analysis, whole-system analysis |
Collection: |
|
19th International Workshop on Worst-Case Execution Time Analysis (WCET 2019) |
Issue Date: |
|
2019 |
Date of publication: |
|
03.07.2019 |
Supplementary Material: |
|
Source code: https://gitlab.cs.fau.de/syswcec-uarch |