License: 
Creative Commons Attribution 4.0 International license (CC BY 4.0)
When quoting this document, please refer to the following
DOI: 10.4230/DARTS.9.1.2
URN: urn:nbn:de:0030-drops-180238
URL: http://dagstuhl.sunsite.rwth-aachen.de/volltexte/2023/18023/
Dengler, Eva ;
Raffeck, Phillip ;
Schuster, Simon ;
Wägemann, Peter
FusionClock: WCEC-Optimal Clock-Tree Reconfigurations (Artifact)
Abstract
Numerous embedded real-time systems have, besides their worst-case execution time (WCET) requirements, strict worst-case energy consumption (WCEC) constraints that must be satisfied. The core hardware component of modern system-on-chip (SoC) platforms to configure the tradeoff between time and energy is the system’s clock tree, which provides the necessary clock source for each connected device (i.e., memory, sensors, transceivers). Existing energy-aware scheduling approaches have limitations with regard to these modern, feature-rich clock trees: These shortcomings concern the (re-)configuration of the clock tree with the associated penalties, which are a non-negligible part of dynamic frequency/voltage scaling or power-gating devices in addition to the influence of available sleep modes.
This artifact evaluation covers the work on FusionClock, an approach that exploits a fine-grained model of the system’s temporal and energetic behavior. By means of our developed clock-tree model, FusionClock processes time-triggered schedules and finally generates optimized code for a system where offline-determined and online-applied reconfigurations lead to the worst-case-optimal energy demand while still meeting given timing-related deadlines. For statically determining these energy-optimal reconfigurations on task level, FusionClock builds a mathematical optimization problem based on the tasks' specifications and the system’s resource-consumption model. Specific components like transceivers of SoCs usually have strict requirements regarding the used clock source (e.g., phase-locked loop, RC network, oscillator). FusionClock accounts for these clock-tree requirements with its ability to exploit application-specific knowledge within an optimization problem. With our resource-consumption model for a modern SoC platform and our open-source prototype of FusionClock, we are able to achieve significant energy savings while still providing guarantees for timeliness, as our evaluations on a real hardware platform (i.e., ESP32-C3) show.
BibTeX - Entry
@Article{dengler_et_al:DARTS.9.1.2,
author = {Dengler, Eva and Raffeck, Phillip and Schuster, Simon and W\"{a}gemann, Peter},
title = {{FusionClock: WCEC-Optimal Clock-Tree Reconfigurations (Artifact)}},
pages = {2:1--2:3},
journal = {Dagstuhl Artifacts Series},
ISSN = {2509-8195},
year = {2023},
volume = {9},
number = {1},
editor = {Dengler, Eva and Raffeck, Phillip and Schuster, Simon and W\"{a}gemann, Peter},
publisher = {Schloss Dagstuhl -- Leibniz-Zentrum f{\"u}r Informatik},
address = {Dagstuhl, Germany},
URL = {https://drops.dagstuhl.de/opus/volltexte/2023/18023},
URN = {urn:nbn:de:0030-drops-180238},
doi = {10.4230/DARTS.9.1.2},
annote = {Keywords: energy-constrained real-time systems, worst-case execution time (WCET), worst-case energy consumption (WCEC), energy-aware real-time scheduling, static whole-system analysis, time/energy tradeoff, clock tree, system on chip}
}
|
Keywords: |
|
energy-constrained real-time systems, worst-case execution time (WCET), worst-case energy consumption (WCEC), energy-aware real-time scheduling, static whole-system analysis, time/energy tradeoff, clock tree, system on chip |
|
Collection: |
|
DARTS, Volume 9, Issue 1, Special Issue of the 35th Euromicro Conference on Real-Time Systems (ECRTS 2023) |
|
Issue Date: |
|
2023 |
|
Date of publication: |
|
03.07.2023 |
