License: Creative Commons Attribution-NonCommercial-NoDerivs 3.0 Unported license (CC BY-NC-ND 3.0)
When quoting this document, please refer to the following
DOI: 10.4230/OASIcs.PPES.2011.47
URN: urn:nbn:de:0030-drops-30819
URL: http://dagstuhl.sunsite.rwth-aachen.de/volltexte/2011/3081/
Go to the corresponding OASIcs Volume Portal

Jordans, Roel ; Siyoum, Firew ; Stuijk, Sander ; Kumar, Akash ; Corporaal, Henk

An Automated Flow to Map Throughput Constrained Applications to a MPSoC

pdf-format:
6.pdf (0.7 MB)

Abstract

This paper describes a design flow to map throughput constrained applications on a Multi-processor System-on-Chip (MPSoC). It integrates several state-of-the-art mapping and synthesis tools into an automated tool flow. This flow takes as input a throughput constrained application, modeled with a synchronous dataflow graph, a C-based implementation for each actor in the graph, and a template based architecture description. Using these inputs, the tool flow generates an MPSoC platform tailored to the application requirements and it subsequently maps the application to this platform. The output of the flow is an FPGA programmable bit file. An easily extensible template based architecture is presented, this architecture allows fast and flexible generation of a predictable platform that can be synthesized using the presented tool flow. The effectiveness of the tool flow is demonstrated by mapping an MJPEG-decoder onto our MPSoC platform. This case study shows that our flow is able to provide a tight, conservative bound on the worst-case throughput of the FPGA
implementation. The presented tool flow is freely available at
http://www.es.ele.tue.nl/mamps.

BibTeX - Entry

@InProceedings{jordans_et_al:OASIcs:2011:3081,
  author =	{Roel Jordans and Firew Siyoum and Sander Stuijk and Akash Kumar and Henk Corporaal},
  title =	{{An Automated Flow to Map Throughput Constrained Applications to a MPSoC}},
  booktitle =	{Bringing Theory to Practice: Predictability and Performance in Embedded Systems},
  pages =	{47--58},
  series =	{OpenAccess Series in Informatics (OASIcs)},
  ISBN =	{978-3-939897-28-6},
  ISSN =	{2190-6807},
  year =	{2011},
  volume =	{18},
  editor =	{Philipp Lucas and Lothar Thiele and Benoit Triquet and Theo Ungerer and Reinhard Wilhelm},
  publisher =	{Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2011/3081},
  URN =		{urn:nbn:de:0030-drops-30819},
  doi =		{10.4230/OASIcs.PPES.2011.47},
  annote =	{Keywords: design flow automation, multi-processor system-on-chip, throughput constrained, synchronous data-flow graphs}
}

Keywords: design flow automation, multi-processor system-on-chip, throughput constrained, synchronous data-flow graphs
Collection: Bringing Theory to Practice: Predictability and Performance in Embedded Systems
Issue Date: 2011
Date of publication: 21.03.2011

DROPS-Home | Fulltext Search | Imprint | Privacy Published by LZI