License: Creative Commons Attribution 3.0 Unported license (CC BY 3.0)
When quoting this document, please refer to the following
DOI: 10.4230/OASIcs.WCET.2015.11
URN: urn:nbn:de:0030-drops-52526
URL: http://dagstuhl.sunsite.rwth-aachen.de/volltexte/2015/5252/
Go to the corresponding OASIcs Volume Portal

Ziccardi, Marco ; Cornaglia, Alessandro ; Mezzetti, Enrico ; Vardanega, Tullio

Software-enforced Interconnect Arbitration for COTS Multicores

pdf-format:
3.pdf (0.5 MB)

Abstract

The advent of multicore processors complicates timing analysis owing to the need to account for the interference between cores accessing shared resources, which is not always easy to characterize in a safe and tight way. Solutions have been proposed that take two distinct but complementary directions: on the one hand, complex analysis techniques have been developed to provide safe and tight bounds to contention; on the other hand, sophisticated arbitration policies (hardware or software) have been proposed to limit or control inter-core interference. In this paper we propose a software-based TDMA-like arbitration of accesses to a shared interconnect (e.g. a bus) that prevents inter-core interference. A more flexible arbitration scheme is also proposed to reserve more bandwidth to selected cores while still avoiding contention. A proof-of-concept implementation on an AURIX TC277TU processor shows that our approach can apply to COTS processors, thus not relying on dedicated hardware arbiters, while introducing little overhead.

BibTeX - Entry

@InProceedings{ziccardi_et_al:OASIcs:2015:5252,
  author =	{Marco Ziccardi and Alessandro Cornaglia and Enrico Mezzetti and Tullio Vardanega},
  title =	{{Software-enforced Interconnect Arbitration for COTS Multicores}},
  booktitle =	{15th International Workshop on Worst-Case Execution Time Analysis (WCET 2015)},
  pages =	{11--20},
  series =	{OpenAccess Series in Informatics (OASIcs)},
  ISBN =	{978-3-939897-95-8},
  ISSN =	{2190-6807},
  year =	{2015},
  volume =	{47},
  editor =	{Francisco J. Cazorla},
  publisher =	{Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2015/5252},
  URN =		{urn:nbn:de:0030-drops-52526},
  doi =		{10.4230/OASIcs.WCET.2015.11},
  annote =	{Keywords: Multicore, Resource Arbitration, Interference, Mixed-Criticality}
}

Keywords: Multicore, Resource Arbitration, Interference, Mixed-Criticality
Collection: 15th International Workshop on Worst-Case Execution Time Analysis (WCET 2015)
Issue Date: 2015
Date of publication: 06.07.2015

DROPS-Home | Fulltext Search | Imprint | Privacy Published by LZI