License: 
Creative Commons Attribution 3.0 Unported license (CC BY 3.0)
When quoting this document, please refer to the following
DOI: 10.4230/LIPIcs.ECRTS.2017.16
URN: urn:nbn:de:0030-drops-71737
URL: http://dagstuhl.sunsite.rwth-aachen.de/volltexte/2017/7173/
Hernández, Carles ;
Abella, Jaume ;
Cazorla, Francisco J. ;
Bardizbanyan, Alen ;
Andersson, Jan ;
Cros, Fabrice ;
Wartel, Franck
Design and Implementation of a Time Predictable Processor: Evaluation With a Space Case Study
Abstract
Embedded real-time systems like those found in automotive, rail and aerospace, steadily require higher levels of guaranteed computing performance (and hence time predictability) motivated by the increasing number of functionalities provided by software. However, high-performance processor design is driven by the average-performance needs of mainstream market. To make things worse, changing those designs is hard since the embedded real-time market is comparatively a small market. A path to address this mismatch is designing low-complexity hardware features that favor time predictability and can be enabled/disabled not to affect average performance when performance guarantees are not required. In this line, we present the lessons learned designing and implementing LEOPARD, a four-core processor facilitating measurement-based timing analysis (widely used in most domains). LEOPARD has been designed adding low-overhead hardware mechanisms to a LEON3 processor baseline that allow capturing the impact of jittery resources (i.e. with variable latency) in the measurements performed at analysis time. In particular, at core level we handle the jitter of caches, TLBs and variable-latency floating point units; and at the chip level, we deal with contention so that time-composable timing guarantees can be obtained. The result of our applied study with a Space application shows how per-resource jitter is controlled facilitating the computation of high-quality WCET estimates.
BibTeX - Entry
@InProceedings{hernndez_et_al:LIPIcs:2017:7173,
author = {Carles Hern{\'a}ndez and Jaume Abella and Francisco J. Cazorla and Alen Bardizbanyan and Jan Andersson and Fabrice Cros and Franck Wartel},
title = {{Design and Implementation of a Time Predictable Processor: Evaluation With a Space Case Study}},
booktitle = {29th Euromicro Conference on Real-Time Systems (ECRTS 2017)},
pages = {16:1--16:23},
series = {Leibniz International Proceedings in Informatics (LIPIcs)},
ISBN = {978-3-95977-037-8},
ISSN = {1868-8969},
year = {2017},
volume = {76},
editor = {Marko Bertogna},
publisher = {Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
address = {Dagstuhl, Germany},
URL = {http://drops.dagstuhl.de/opus/volltexte/2017/7173},
URN = {urn:nbn:de:0030-drops-71737},
doi = {10.4230/LIPIcs.ECRTS.2017.16},
annote = {Keywords: Processor design, performance guarantees, multicore, Industrial case studies, Application of real-time technology in realistic systems}
}
|
Keywords: |
|
Processor design, performance guarantees, multicore, Industrial case studies, Application of real-time technology in realistic systems |
|
Collection: |
|
29th Euromicro Conference on Real-Time Systems (ECRTS 2017) |
|
Issue Date: |
|
2017 |
|
Date of publication: |
|
23.06.2017 |
