License: Creative Commons Attribution 3.0 Unported license (CC BY 3.0)
When quoting this document, please refer to the following
DOI: 10.4230/OASIcs.WCET.2018.3
URN: urn:nbn:de:0030-drops-97493
URL: http://dagstuhl.sunsite.rwth-aachen.de/volltexte/2018/9749/
Go to the corresponding OASIcs Volume Portal

Carle, Thomas ; Cassé, Hugues

Reducing Timing Interferences in Real-Time Applications Running on Multicore Architectures

pdf-format:
OASIcs-WCET-2018-3.pdf (0.4 MB)

Abstract

We introduce a unified wcet analysis and scheduling framework for real-time applications deployed on multicore architectures. Our method does not follow a particular programming model, meaning that any piece of existing code (in particular legacy) can be re-used, and aims at reducing automatically the worst-case number of timing interferences between tasks. Our method is based on the notion of Time Interest Points (tips), which are instructions that can generate and/or suffer from timing interferences. We show how such points can be extracted from the binary code of applications and selected prior to performing the wcet analysis. We then represent real-time tasks as sequences of time intervals separated by tips, and schedule those tasks so that the overall makespan (including the potential timing penalties incurred by interferences) is minimized. This scheduling phase is performed using an Integer Linear Programming (ilp) solver. Preliminary results on state-of-the-art benchmarks show promising results and pave the way for future extensions of the model and optimizations.

BibTeX - Entry

@InProceedings{carle_et_al:OASIcs:2018:9749,
  author =	{Thomas Carle and Hugues Cass{\'e}},
  title =	{{Reducing Timing Interferences in Real-Time Applications Running on Multicore Architectures}},
  booktitle =	{18th International Workshop on Worst-Case Execution Time  Analysis (WCET 2018)},
  pages =	{3:1--3:12},
  series =	{OpenAccess Series in Informatics (OASIcs)},
  ISBN =	{978-3-95977-073-6},
  ISSN =	{2190-6807},
  year =	{2018},
  volume =	{63},
  editor =	{Florian Brandner},
  publisher =	{Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2018/9749},
  doi =		{10.4230/OASIcs.WCET.2018.3},
  annote =	{Keywords: Multicore architecture, WCET, Time Interest Points}
}

Keywords: Multicore architecture, WCET, Time Interest Points
Collection: 18th International Workshop on Worst-Case Execution Time Analysis (WCET 2018)
Issue Date: 2018
Date of publication: 24.09.2018

DROPS-Home | Fulltext Search | Imprint | Privacy Published by LZI