License: Creative Commons Attribution 4.0 International license (CC BY 4.0)
When quoting this document, please refer to the following
DOI: 10.4230/OASIcs.WCET.2023.3
URN: urn:nbn:de:0030-drops-184321
Go to the corresponding OASIcs Volume Portal

González, Alfonso Mascareñas ; Chaudron, Jean-Baptiste ; Leconte, Régine ; Bouchebaba, Youcef ; Doose, David

Exploring iGPU Memory Interference Response to L2 Cache Locking

OASIcs-WCET-2023-3.pdf (2 MB)


The demand of parallel execution in real-time embedded applications has motivated the integration of GPUs as processing accelerators on SoCs (System-on-Chip) embedded architectures, often leading to CPU-iGPU architectures. In the safety-critical domain, it is paramount to ensure that the execution deadlines of critical tasks are not exceeded. To ease the analysis of this kind of tasks, we can make their worst-case execution time more predictable. One way to achieve this is by mitigating or controlling the memory interference generated by the concurrent execution of tasks through the application of a series of techniques (e.g., cache partitioning, bank partitioning, cache locking, bandwidth regulation). Originally, these were applied to CPUs, and more recently, to GPUs as well. In this work, we focus on the hardware-based L2 cache locking on iGPUs as memory interference mitigation mechanism. We are interested in evaluating its capacity for reducing the worst-case and the average-case execution time in different scenarios. Our measurement-based analysis has been carried out on the NVIDIA’s Jetson AGX Orin 64 GB MPSoC, making use of four representative benchmarks (data resetting, 2D convolution, 3D convolution and matrix upsampling).

BibTeX - Entry

  author =	{Gonz\'{a}lez, Alfonso Mascare\~{n}as and Chaudron, Jean-Baptiste and Leconte, R\'{e}gine and Bouchebaba, Youcef and Doose, David},
  title =	{{Exploring iGPU Memory Interference Response to L2 Cache Locking}},
  booktitle =	{21th International Workshop on Worst-Case Execution Time Analysis (WCET 2023)},
  pages =	{3:1--3:11},
  series =	{Open Access Series in Informatics (OASIcs)},
  ISBN =	{978-3-95977-293-8},
  ISSN =	{2190-6807},
  year =	{2023},
  volume =	{114},
  editor =	{W\"{a}gemann, Peter},
  publisher =	{Schloss Dagstuhl -- Leibniz-Zentrum f{\"u}r Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{},
  URN =		{urn:nbn:de:0030-drops-184321},
  doi =		{10.4230/OASIcs.WCET.2023.3},
  annote =	{Keywords: iGPU, cache locking, real-time, memory interference}

Keywords: iGPU, cache locking, real-time, memory interference
Collection: 21th International Workshop on Worst-Case Execution Time Analysis (WCET 2023)
Issue Date: 2023
Date of publication: 26.07.2023
Supplementary Material: Software (Source Code): archived at:

DROPS-Home | Fulltext Search | Imprint | Privacy Published by LZI